Sign In | Join Free | My frbiz.com
frbiz.com
Products
Search by Category
Home > Elevator Parts >

Dual JK flip-flop with reset , negative - edge trigger 74HC107N,652

Categories Integrated Circuit Chips
Model Number: 74HC107N
Certification: new & original
Place of Origin: original factory
MOQ: 20pcs
Price: negotiation
Payment Terms: T/T, Western Union,PayPal
Supply Ability: 20000pcs
Delivery Time: 1 day
Packaging Details: please contact me for details
Description: Flip Flop 2 Element JK Type 1 Bit Negative Edge 14-DIP (0.300", 7.62mm)
Output capability: standard
Icc category: flip-flop
QUICK REFERENCE DATA: GND = 0 V; Tamb = 25 °C; tr = tf = 6 ns
AC CHARACTERISTICS FOR 74HC: GND = 0 V; tr = tf = 6 ns; CL = 50 pF
AC CHARACTERISTICS FOR 74HCT: GND = 0 V; tf = tf = 6 ns; CL = 50 pF
PHILIPS: SEMICONDUCTORS
  • Haven't found right suppliers
  • Our buyer assistants can help you find the most suitable, 100% reliable suppliers from China.
  • And this service is free of charge.
  • we have buyer assistants who speak English, French, Spanish......and we are ready to help you anytime!
Submit Buying Request
  • Product Details
  • Company Profile

Dual JK flip-flop with reset , negative - edge trigger 74HC107N,652


FEATURES

• Output capability: standard

• ICC category: flip-flop


GENERAL DESCRIPTION


The 74HC/HCT107 are high-speed Si-gate CMOS devices

and are pin compatible with low power Schottky TTL

(LSTTL). They are specified in compliance with JEDEC

standard no. 7A.


The 74HC/HCT107 are dual negative edge triggered

JK-type flip-flops featuring individual J, K, clock (nCP) and

reset (nR) inputs; also complementary Q and Q outputs.


The J and K inputs must be stable one set-up time prior to

the HIGH-to-LOW clock transition for predictable

operation.


The reset (nR) is an asynchronous active LOW input.

When LOW, it overrides the clock and data inputs, forcing

the Q output LOW and the Q output HIGH.


Schmitt-trigger action in the clock input makes the circuit

highly tolerant to slower clock rise and fall times.


QUICK REFERENCE DATA

GND = 0 V; Tamb = 25 °C; tr = tf = 6 ns

SYMBOLPARAMETERCONDITIONSTYPICALUNIT
HCHCT
tPHL/ tPLH

propagation delay

nCP to nQ

nCP to nQ

nR to nQ, nQ

CL = 15 pF;

VCC = 5 V


16

16

16


16

18

17


ns

ns

ns

fmaxmaximum clock frequency7873MHz
CIinput capacitance3.53.5pF
CPDpower dissipation capacitance per flip-flopnotes 1 and 23030pF

Notes


1. CPD is used to determine the dynamic power dissipation (PD in µW):

PD = CPD × VCC2 × fi + ∑ (CL × VCC2 × fo) where:

fi = input frequency in MHz

fo = output frequency in MHz

∑ (CL × VCC2 × fo) = sum of outputs

CL = output load capacitance in pF

VCC = supply voltage in V


2. For HC the condition is VI = GND to VCC

For HCT the condition is VI = GND to VCC − 1.5 V.


PIN DESCRIPTION

PIN NO.SYMBOLNAME AND FUNCTION

1, 8, 4, 11

2, 6

3, 5

7

12, 9

13, 10

14

1J, 2J, 1K, 2K

1Q, 2Q

1Q, 2Q

GND

1CP, 2CP

1R, 2R

VCC

synchronous inputs; flip-flops 1 and 2

complement flip-flop outputs

true flip-flop outputs

ground (0 V)

clock input (HIGH-to-LOW, edge-triggered)

asynchronous reset inputs (active LOW)

positive supply voltage


Quality Dual JK flip-flop with reset , negative - edge trigger 74HC107N,652 for sale
Send your message to this supplier
 
*From:
*To: ChongMing Group (HK) Int'l Co., Ltd
*Subject:
*Message:
Characters Remaining: (0/3000)
 
Inquiry Cart 0